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Concept for Simplified Serial Digital Decoder 
The problem: 
To develop a method of decoding the first order 
Reed-Muller codes. The decoding apparatus should 
function as a maximum-likelihood exhaustive-search 
decoder, and should be a modular implementation to 
accommodate codes of any length. 
The solution: 
A modular decoder that lends itself best to special 
purpose digital equipment using sequential access 
memories. 
How it's done: 
The decoder considers a code or matrix. Multilevel 
symbol confidence levels are considered in a serial 
decoding scheme. The structure of the dictionary is as 
follows:
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The decoding problem is best described by an example. 
Fa, b, c. d 
+1 +1 +1+1	 =	 a + b + C + d 
+1 —1 +1 —1	 =	 a - b + c - d 
+1 +1 —1 —1	 =	 a + b - C - d 
+1-1-1+1	 a — b —c+d 
In the exhaustive search through the original dic-
tionary a received word (a, b, c, d) is multiplied sym-
bol by symbol with each entry in this dictionary. The 
result is shown to the right of each entry in the dic-
tionary. A search is then performed between the re- 
sultant correlation values. The largest value indicates 
the word most likely to have been transmitted. For
k variables (information bits) the original dic-
tionary contains 2k code words each including 2k 
symbols. A maximum likelihood exhaustive search 
through this dictionary requires 22k additions and 
sorting of 2k correlation values. However, it can be 
shown that the original dictionary, or matrix, can be 
factored into the product of k different matrices. Each 
of these matrices has only 2k+I nonzero entries and is 
distinct from each of the other k-I matrices. Thus, the 
decoding scheme requires only k . 2k additions. The 
same number of resultant values (2 k) have to be sorted 
for the final result. 
The decoding scheme, applied to the previous 
example, is shown below: 
a,	 b,	 c.	 d 
	
1 +1+1 00	 =	 a + b 
00 =	 a — b 
	
I 00+1+1	 =	 c + d 
L 0 0+1-1 = c—d 
-	 .D	 •	 - +	 I	 +	 I 
C	 C	 Q	 0 
+1	 0+1 0	 =	 (a+b)+(c+d) 
0 +1 0 +1	 =	 (a - b) + (c - d) 
+1	 0 —1	 0	 =	 (a + b) - (c + d) 
0+1 0-1	 =	 (a—b)—(c—d) 
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This technique is continued. For k = 3 factor 
matrices are shown below:
Each factor matrix can be implemented by a digital 
module, the block diagram of which is shown below. 
The value of i ranges from I through k. The signals 
W 1 _ 1 and W 1 _ i
 are the outputs of the ith stage of a 
digital counter, the first stage, W0, of which receives a 
new count pulse at the start of each new symbol of 
the received code word. 
Finally, if the modules are cascaded in increasing 
order of i, the output of the ith module decodes a 
code arising from i variables. Thus, if a decoder for k 
variables exists and it becomes necessary to decode a 
code arising from k + 1 variables, only one new stage, 
corresponding to i = k + I, and one stage to the W 
counter need be added. 
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